

HEF4794B

8-stage shift-and-store register LED driver

Rev. 04 — 22 December 2009

Product data sheet

1. General description

The HEF4794B is an 8-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input (D) to the parallel LED driver outputs (QP0 to QP7). Data is shifted on the positive-going clock (CP) transitions. The data in each shift register stage is transferred to the storage register when the strobe input (STR) is HIGH. Data in the storage register appears at the outputs whenever the output enable input (OE) signal is HIGH.

Two serial outputs (QS1 and QS2) are available for cascading a number of HEF4794B devices. Serial data is available at QS1 on positive-going clock edges to allow high-speed operation in cascaded systems with a fast clock rise time. The same serial data is available at QS2 on the next negative going clock edge. This is used for cascading HEF4794B devices when the clock has a slow rise time.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD} , V_{SS} , or another input. It is also suitable for use over both the industrial ($-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$) and automotive ($-40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$) temperature ranges.

2. Features

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Operates across the automotive temperature range $-40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$
- Complies with JEDEC standard JESD 13-B

3. Applications

- Automotive and industrial

4. Ordering information

Table 1. Ordering information

All types operate from $-40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$.

Type number	Package		Version
	Name	Description	
HEF4794BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
HEF4794BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1

5. Functional diagram




Fig 1. Logic symbol

Fig 2. Functional diagram




Fig 3. Logic diagram

6. Pinning information

6.1 Pinning




Fig 4. Pin configuration

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
D	2	serial input
QP0 to QP7	4, 5, 6, 7, 14, 13, 12, 11	parallel output
QS1	9	serial output
QS2	10	serial output
CP	3	clock input
STR	1	strobe input
OE	15	output enable input
V _{DD}	16	supply voltage
V _{SS}	8	ground (0 V)

7. Functional description

Table 3. Function table^[1]

Input				Parallel output		Serial output	
CP	OE	STR	D	QP0	QPn	QS1 ^[2]	QS2 ^[3]
↑	L	X	X	Z	Z	Q6S	no change
↓	L	X	X	Z	Z	n.c.	Q7S
↑	H	L	X	no change	no change	Q6S	no change
↑	H	H	L	Z	QPn-1	Q6S	no change
↑	H	H	H	L	QPn-1	Q6S	no change
↓	H	H	H	no change	no change	no change	Q7S

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state;
 ↑ = LOW-to-HIGH clock transition; ↓ = HIGH-to-LOW clock transition.

[2] Q6S = the data in register stage 6 before the LOW to HIGH clock transition.

[3] Q7S = the data in register stage 7 before the HIGH to LOW clock transition.




Fig 5. Timing diagram

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit	
V_{DD}	supply voltage		-0.5	+18	V	
I_{IK}	input clamping current	$V_I < -0.5\text{ V}$ or $V_I > V_{DD} + 0.5\text{ V}$	-	± 10	mA	
V_I	input voltage		-0.5	$V_{DD} + 0.5$	V	
I_{OK}	output clamping current	QSn outputs; $V_O < -0.5\text{ V}$ or $V_O > V_{DD} + 0.5\text{ V}$	-	± 10	mA	
		QPn outputs; $V_O < -0.5\text{ V}$	-	40	mA	
I_I	input current		-	± 10	mA	
I_O	output current	QSn outputs	-	± 10	mA	
		QPn outputs	-	40	mA	
T_{stg}	storage temperature		-65	+150	°C	
T_{amb}	ambient temperature		-40	+125	°C	
P_{tot}	total power dissipation	$T_{amb} = -40\text{ °C}$ to $+125\text{ °C}$				
		DIP16 package	[1]	-	750	mW
		SO16 package	[2]	-	500	mW
P	power dissipation		-	100	mW	

[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

[2] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		3	15	V
V_I	input voltage		0	V_{DD}	V
T_{amb}	ambient temperature	in free air	-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{DD} = 5\text{ V}$	-	3.75	$\mu\text{s/V}$
		$V_{DD} = 10\text{ V}$	-	0.5	$\mu\text{s/V}$
		$V_{DD} = 15\text{ V}$	-	0.08	$\mu\text{s/V}$

10. Static characteristics

Table 6. Static characteristics

$V_{SS} = 0\text{ V}$; $V_I = V_{SS}$ or V_{DD} ; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	$T_{amb} = -40\text{ °C}$		$T_{amb} = 25\text{ °C}$		$T_{amb} = 85\text{ °C}$		$T_{amb} = 125\text{ °C}$		Unit	
				Min	Max	Min	Max	Min	Max	Min	Max		
V_{IH}	HIGH-level input voltage	$ I_O < 1\ \mu\text{A}$	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V	
			10 V	7.0	-	7.0	-	7.0	-	7.0	-	V	
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V	
V_{IL}	LOW-level input voltage	$ I_O < 1\ \mu\text{A}$	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V	
			10 V	-	3.0	-	3.0	-	3.0	-	3.0	V	
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V	
V_{OH}	HIGH-level output voltage	QSn outputs; $ I_O < 1\ \mu\text{A}$	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V	
			10 V	9.95	-	9.95	-	9.95	-	9.95	-	V	
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V	
V_{OL}	LOW-level output voltage	QSn outputs; $ I_O < 1\ \mu\text{A}$	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V	
			10 V	-	0.05	-	0.05	-	0.05	-	0.05	V	
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V	
		QP outputs; $ I_O < 20\text{ mA}$	5 V	-	0.75	-	0.75	-	1.5	-	1.5	V	
			10 V	-	0.75	-	0.75	-	1.5	-	1.5	V	
			15 V	-	0.75	-	0.75	-	1.5	-	1.5	V	
I_{OH}	HIGH-level output current	QSn outputs	$V_O = 2.5\text{ V}$	5 V	-1.7	-	-1.4	-	-1.1	-	-1.1	-	mA
			$V_O = 4.6\text{ V}$	5 V	-0.64	-	-0.5	-	-0.36	-	-0.36	-	mA
			$V_O = 9.5\text{ V}$	10 V	-1.6	-	-1.3	-	-0.9	-	-0.9	-	mA
			$V_O = 13.5\text{ V}$	15 V	-4.2	-	-3.4	-	-2.4	-	-2.4	-	mA
I_{OL}	LOW-level output current	QSn outputs	$V_O = 0.4\text{ V}$	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mA
			$V_O = 0.5\text{ V}$	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mA
			$V_O = 1.5\text{ V}$	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mA
I_I	input leakage current		15 V	-	± 0.1	-	± 0.1	-	± 1.0	-	± 1.0	μA	

Table 6. Static characteristics ...continued
 $V_{SS} = 0\text{ V}$; $V_I = V_{SS}$ or V_{DD} ; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	$T_{amb} = -40\text{ }^{\circ}\text{C}$		$T_{amb} = 25\text{ }^{\circ}\text{C}$		$T_{amb} = 85\text{ }^{\circ}\text{C}$		$T_{amb} = 125\text{ }^{\circ}\text{C}$		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
I_{OZ}	OFF-state output current	QPn output is HIGH; $V_O = 15\text{ V}$	5 V	-	2	-	2	-	15	-	15	μA
			10 V	-	2	-	2	-	15	-	15	μA
			15 V	-	2	-	2	-	15	-	15	μA
I_{DD}	supply current	$I_O = 0\text{ A}$	5 V	-	5	-	5	-	150	-	150	μA
			10 V	-	10	-	10	-	300	-	300	μA
			15 V	-	20	-	20	-	600	-	600	μA
C_I	input capacitance		-	-	-	-	-	7.5	-	-	-	

11. Dynamic characteristics

Table 7. Dynamic characteristics
 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. For test circuit, see [Figure 10](#).

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula	Min	Typ	Max	Unit
t_{PHL}	HIGH to LOW propagation delay	CP to QS1; see Figure 6	5 V	[1] $132\text{ ns} + (0.55\text{ ns/pF})C_L$	-	160	320	ns
			10 V	$53\text{ ns} + (0.23\text{ ns/pF})C_L$	-	65	130	ns
			15 V	$37\text{ ns} + (0.16\text{ ns/pF})C_L$	-	45	90	ns
		CP to QS2; see Figure 6	5 V	$92\text{ ns} + (0.55\text{ ns/pF})C_L$	-	120	240	ns
			10 V	$39\text{ ns} + (0.23\text{ ns/pF})C_L$	-	50	100	ns
			15 V	$32\text{ ns} + (0.16\text{ ns/pF})C_L$	-	40	80	ns
t_{PLH}	LOW to HIGH propagation delay	CP to QS1; see Figure 6	5 V	[1] $102\text{ ns} + (0.55\text{ ns/pF})C_L$	-	130	260	ns
			10 V	$44\text{ ns} + (0.23\text{ ns/pF})C_L$	-	55	110	ns
			15 V	$32\text{ ns} + (0.16\text{ ns/pF})C_L$	-	40	80	ns
		CP to QS2; see Figure 6	5 V	$102\text{ ns} + (0.55\text{ ns/pF})C_L$	-	130	260	ns
			10 V	$49\text{ ns} + (0.23\text{ ns/pF})C_L$	-	60	120	ns
			15 V	$37\text{ ns} + (0.16\text{ ns/pF})C_L$	-	45	90	ns
t_{PZL}	OFF-state to LOW propagation delay	CP to QPn; see Figure 6	5 V		-	240	480	ns
			10 V		-	80	160	ns
			15 V		-	55	110	ns
		STR to QPn; see Figure 7	5 V		-	140	280	ns
			10 V		-	70	140	ns
			15 V		-	55	110	ns
t_{PLZ}	LOW to OFF-state propagation delay	CP to QPn; see Figure 6	5 V		-	170	340	ns
			10 V		-	75	150	ns
			15 V		-	60	120	ns
		STR to QPn; see Figure 7	5 V		-	100	200	ns
			10 V		-	40	100	ns
			15 V		-	35	70	ns

Table 7. Dynamic characteristics ...continued

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ °C}$ unless otherwise specified. For test circuit, see [Figure 10](#).

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula	Min	Typ	Max	Unit	
t_{en}	enable time	OE to QPn; see Figure 8	5 V	[2]	-	100	200	ns	
			10 V		-	55	110	ns	
			15 V		-	50	100	ns	
t_{dis}	disable time	OE to QPn; see Figure 8	5 V	[2]	-	80	160	ns	
			10 V		-	40	80	ns	
			15 V		-	30	60	ns	
t_t	transition time	QS1, QS2; see Figure 6	5 V	[1] [3]	$35\text{ ns} + (1.00\text{ ns/pF})C_L$	-	85	170	ns
			10 V		$19\text{ ns} + (0.42\text{ ns/pF})C_L$	-	40	80	ns
			15 V		$16\text{ ns} + (0.28\text{ ns/pF})C_L$	-	30	60	ns
t_w	pulse width	CP; LOW and HIGH; see Figure 6	5 V		60	30	-	ns	
			10 V		30	15	-	ns	
			15 V		24	12	-	ns	
		STR; HIGH; see Figure 7	5 V		80	40	-	ns	
			10 V		60	30	-	ns	
			15 V		24	12	-	ns	
t_{su}	set-up time	D to CP; see Figure 9	5 V		60	30	-	ns	
			10 V		20	10	-	ns	
			15 V		15	5	-	ns	
t_h	hold time	D to CP; see Figure 9	5 V		+5	-15	-	ns	
			10 V		20	5	-	ns	
			15 V		20	5	-	ns	
$f_{clk(max)}$	maximum clock frequency	CP; see Figure 6	5 V		5	10	-	MHz	
			10 V		11	22	-	MHz	
			15 V		14	28	-	MHz	

[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

[2] t_{en} is the same as t_{PZL} and t_{dis} is the same as t_{PLZ}


[3] t_t is the same as t_{TLH} and t_{THL}

Table 8. Dynamic power dissipation

P_D can be calculated from the formulas shown. $V_{SS} = 0\text{ V}$; $t_r = t_f \leq 20\text{ ns}$; $T_{amb} = 25\text{ °C}$.

Symbol	Parameter	V_{DD}	Typical formula	Where
P_D	dynamic power dissipation	5 V	$P_D = 1200 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2\ \mu\text{W}$	f_i = input frequency in MHz; f_o = output frequency in MHz; C_L = output load capacitance in pF; $\Sigma(f_o \times C_L)$ = sum of the outputs; V_{DD} = supply voltage in V.
		10 V	$P_D = 5550 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2\ \mu\text{W}$	
		15 V	$P_D = 15000 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2\ \mu\text{W}$	

12. Waveforms




Parallel output measurement points are given in [Table 9](#).
 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 6. Propagation delay clock (CP) to output (QPn, QS1, QS2), clock pulse width and maximum clock frequency


Table 9. Measurement points

Supply	Input	Output		
V_{DD}	V_M	V_M	V_X	V_Y
5 V to 15 V	$0.5V_{DD}$	$0.5V_{DD}$	$0.1V_O$	$0.9V_O$



Measurement points are given in [Table 9](#).
 V_{OL} is the typical output voltage level that occurs with the output load.


Fig 7. Strobe (STR) to output (QPn) propagation delays and the strobe pulse width



Measurement points are given in [Table 9](#).

V_{OL} is the typical output voltage level that occurs with the output load.

Fig 8. Enable and disable times for input OE




Measurement points are given in [Table 9](#).

The shaded areas indicate when the input is permitted to change for predictable output performance.

V_{OL} is the typical output voltage level that occurs with the output load.

Fig 9. Set-up and hold times for the data input (D)



Test data is given in [Table 10](#).

Definitions for test circuit:

DUT - Device Under Test.

R_L = Load resistance.

C_L = load capacitance.

R_T = Termination resistance should be equal to output impedance of Z_o of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Fig 10. Test circuit for measuring switching times

Table 10. Test data

Supply	Input		V_{EXT}		Load	
V_{DD}	V_I	t_r, t_f	t_{PLZ}, t_{PZL}	t_{PLH}, t_{PHL}	C_L	R_L
5 V to 15 V	V_{DD}	≤ 20 ns	V_{DD}	open	50 pF	1 k Ω

13. Application information

Application example: serial-to-parallel data converting LED drivers.




Fig 11. Serial-to-parallel converting LED drivers

14. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4




Fig 12. Package outline SOT38-4 (DIP16)

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 13. Package outline SOT109-1 (SO16)

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4794B_4	20091222	Product data sheet	-	HEF4794B_3
Modifications:		<ul style="list-style-type: none"> • Section 2 "Features" ESD data removed. • Section 8 "Limiting values" I_{IK} values updated. • Section 8 "Limiting values" I_{OK} values updated. • Section 9 "Recommended operating conditions" Δt/ΔV values updated. • Abbreviations section removed. 		
HEF4794B_3	20080812	Product data sheet	-	HEF4794B_2
HEF4794B_2	19990630	Product specification	-	HEF4794B_1
HEF4794B_1	19940701	Product specification	-	-

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

1	General description	1
2	Features	1
3	Applications	1
4	Ordering information	1
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	4
7	Functional description	4
8	Limiting values	5
9	Recommended operating conditions	6
10	Static characteristics	6
11	Dynamic characteristics	7
12	Waveforms	9
13	Application information	12
14	Package outline	13
15	Revision history	15
16	Legal information	16
16.1	Data sheet status	16
16.2	Definitions	16
16.3	Disclaimers	16
16.4	Trademarks	16
17	Contact information	16
18	Contents	17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 December 2009

Document identifier: HEF4794B_4